
((12) INTERNATIONAL APPLICATION PUBLISHED U (19) World Intellectual Property Organization International Bureau (43) International Publication Date 28 November 2019 (28.11.2019) 	UNDER THE PATENT COOPERATION TREATY (PCT)
	International Patent Classification: H01L 27/15 (2006.01) H01L 27/24 (2006.01) H01L 27/26 (2006.01) H01L 22/22 (2010.01)	(72) Inventor: AHMED, Khaled; 2366 West Broadway, Anaheim, California 92804 (US).
	H01L 27/12 (2006.01) H01L 33/02 (2010.01) International Application Number: PCT/US2019/026797	(74) Agent: BERNADICOU, Michael A. et al.; SCHWABE, WILLIAMSON & WYATT, P.C., 1211 SW 5th Avenue, Suite 1900, Portland, Oregon 97204 (US).
(22)	International Filing Date: 10 April 2019 (10.04.2019)	(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM,
(25)	Filing Language: English	AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO,
(26)	Publication Language: English	DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
· /	Priority Data: 15/985,571 21 May 2018 (21.05.2018) US	HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,
	Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, California 95054 (US).	OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(54) Title: PIXEL ARCHITECTURES FOR LOW POWER MICRO LIGHT-EMITTING DIODE DISPLAYS



WO 2019/226246 A1 (57) Abstract: Pixel architectures for low power micro light-emitting diode displays are described. In an example, a micro light emitting diode pixel structure includes a substrate having a plurality of conductive interconnect structures in a first dielectric layer thereon. A plurality of micro light emitting diode devices is in a second dielectric layer above the first dielectric layer, individual ones of the plurality of micro light emitting diode devices electrically coupled to a corresponding one of the plurality of conductive interconnect structures. The plurality of micro light emitting diode devices includes an orange micro light emitting diode device, a green micro light emitting diode device, and a blue micro light emitting diode device. A transparent conducting oxide layer is disposed on the plurality of micro light emitting diode devices and on the second dielectric layer.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— with international search report (Art. 21(3))

PIXEL ARCHITECTURES FOR LOW POWER MICRO LIGHT-EMITTING DIODE DISPLAYS

5 TECHNICAL FIELD

Embodiments of the disclosure are in the field of micro-LED displays and, in particular, pixel architectures for low power micro light-emitting diode displays.

BACKGROUND

10

Displays having micro-scale light-emitting diodes (LEDs) are known as micro-LED, mLED, and μ LED. As the name implies, micro-LED displays have arrays of micro-LEDs forming the individual pixel elements.

A pixel may be a minute area of illumination on a display screen, one of many from which an image is composed. In other words, pixels may be small discrete elements that
15 together constitute an image as on a display. These primarily square or rectangular-shaped units may be the smallest item of information in an image. Pixels are normally arranged in a two-dimensional (2D) matrix, and are represented using dots, squares, rectangles, or other shapes. Pixels may be the basic building blocks of a display or digital image and with geometric coordinates.

20

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 illustrates a cross-sectional view of an orange-green-blue pixel with three nanowire LEDs shown, in accordance with an embodiment of the present disclosure.

Figures 2A-2D illustrate cross-sectional views of a method of transferring pixel elements from a silicon wafer to a display backplane, in accordance with an embodiment of the present disclosure.

Figure 3A illustrates a schematic of micro LED display architecture, in accordance with an embodiment of the present disclosure.

Figure 3B is a schematic illustrating a pixel having a redundancy factor of 4, in 30 accordance with an embodiment of the present disclosure.

Figure 3C is a schematic illustrating a pixel having a redundancy factor of 3, in accordance with an embodiment of the present disclosure.

Figure 3D is a schematic illustrating a pixel having a redundancy factor of 2, in accordance with an embodiment of the present disclosure.

35

Figure 4A is a schematic illustrating a pixel architecture of an RGB pixel with red redundancy.

Figure 4B is a schematic illustrating a pixel architecture of an ORGB pixel, in accordance with an embodiment of the present disclosure.

Figure 5A illustrates a cross-sectional view of a GaN nanowire based LED highlighting certain layers of the LED, in accordance with an embodiment of the present disclosure.

Figure 5B illustrates a cross-sectional view of a micro-LED composed of multiple nanowire LEDs, in accordance with an embodiment of the present disclosure.

Figure 6A illustrates a cross-sectional view of a GaN nanopyramid or micropyramid based LED highlighting certain layers of the LED, in accordance with an embodiment of the present disclosure.

10

15

20

5

Figure 6B illustrates a cross-sectional view of a GaN axial nanowire based LED highlighting certain layers of the LED, in accordance with an embodiment of the present disclosure.

Figure 7 illustrates a cross-sectional view of a schematic of a display bonder apparatus, in accordance with an embodiment of the present disclosure.

Figures 8A-8C illustrate cross-sectional views representing various operations in a method of fabricating a micro light emitting diode pixel structure, in accordance with an embodiment of the present disclosure.

Figure 9 is a plot of measured energy gap (in eV) for InGaN nanowires as a function of indium composition, in accordance with an embodiment of the present disclosure.

Figure 10 is a plot and corresponding legend of measured photoluminscence (PL) spectra as intensity (in atomic units, a.u.) for InGaN nanowires as a function of wavelength, in accordance with an embodiment of the present disclosure.

Figure 11 is a flow diagram illustrating an ORGB display production process, in accordance with an embodiment of the present disclosure.

25

Figure 12 is a schematic illustration of a display architecture, in accordance with an embodiment of the present disclosure.

Figure 13 is an electronic device having a display, in accordance with embodiments of the present disclosure.

30 DESCRIPTION OF THE EMBODIMENTS

Pixel architectures for low power micro light-emitting diode displays are described. In the following description, numerous specific details are set forth, such as specific material and structural regimes, in order to provide a thorough understanding of embodiments of the present disclosure. It will be apparent to one skilled in the art that embodiments of the present

35 disclosure may be practiced without these specific details. In other instances, well-known features are not described in detail in order to not unnecessarily obscure embodiments of the

present disclosure. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale. In some cases, various operations will be described as multiple discrete operations, in turn, in a manner that is most helpful in understanding the present disclosure, however, the order of description should

5 not be construed to imply that these operations are necessarily order dependent. In particular, these operations need not be performed in the order of presentation.

Certain terminology may also be used in the following description for the purpose of reference only, and thus are not intended to be limiting. For example, terms such as "upper", "lower", "above", "below," "bottom," and "top" refer to directions in the drawings to which

10 reference is made. Terms such as "front", "back", "rear", and "side" describe the orientation and/or location of portions of the component within a consistent but arbitrary frame of reference which is made clear by reference to the text and the associated drawings describing the component under discussion. Such terminology may include the words specifically mentioned above, derivatives thereof, and words of similar import.

One or more embodiments described herein are directed to pixel architectures for low power GaN micro light emitting diode (LED) displays. One or more embodiments described herein are directed to pixel architectures including an orange, a red, a green, and a blue micro LED ("ORGB" pixel). In one such embodiment, an architecture includes red, orange, green and blue micro LEDs per pixel. However, such pixels may not be viewed as ORGB chips. Instead, in one embodiment, red, orange, green, and blue micro LEDs are transferred from a source wafer to display backplane pixels. The micro LEDs are not necessarily tied together in a chip fashion.

To provide context, red green blue (RGB) GaN LED displays promise low power consumption, improved reliability, and improved color gamut. However, GaN-based red LEDs may not be efficient due to material quality issues, leading to an inability to realize the full potential of GaN LED displays. In one or more embodiments of the present disclosure, solutions to reduce power consumption of GaN LED displays are described. A display pixel may be composed of three sub-pixels emitting red, green, and blue colors. When "white" color is

realized by mixing red, green, and blue colors, the display power may be higher than desired due to low efficiency of red subpixel. The power consumption may be 10 times higher than desired.

30

25

In accordance with one or more embodiments of the present disclosure, a pixel design that reduces the power consumption is described herein. In an embodiment, a pixel is composed of four subpixels: red, orange, green, and blue. It is to be appreciated that emissive display power consumption may be maximum when white color is displayed (e.g., as in most PC Notebook software applications). In an embodiment, by relying on more energy-efficient orange (or amber) GaN-based LED to satisfy all or a significant portion of the red-emission requirement

35

for white color, lower power consumption than conventional red green blue (RGB) pixel architecture is realized.

Advantages of implementing one or more embodiments of the present disclosure may include one or more of (1) lower power consumption with excellent color gamut and display

- 5 lifetime (N.B., the demand for low power in consumer electronic devices has increased dramatically in the past ten years due to limited battery lifespan. One of the components with the highest percentage of total energy consumption, and therefore a suitable candidate for improvement, is the display. The developments of low power displays are becoming a high priority for the consumer electronics industry). (2) Micro LED (µLED) display is a type of
- 10 emissive display technology that uses a matrix of individually-switched self-illuminating inorganic diodes that can be controlled and lit without a master backlight (N.B. inorganic µLEDs have a number of potential advantages over organic LEDs (OLEDs) for display applications. These include the possibility of high brightness).
- To provide further context, a key to realizing the promised power reductions with micro 15 LED displays may be the fabrication of LEDs with high power efficacies for the three color primaries: Red, Green and Blue. For light emitting devices, such as light emitting diodes (LED), the emission wavelength is determined by the band gap of the active region of the LED together with thickness determined confinement effects. Often, the active region includes one or more quantum wells (QW). For III-nitride based LED devices, such as GaN based devices, the active
- 20 region (e.g., quantum well) material is preferably ternary, such as In_xGa_{1-x}N, where 0≤x≤1. The band gap of such III-nitride may be dependent on the amount of Indium incorporated in the active region (e.g., in the QW(s)). In one embodiment, higher In incorporation yields a smaller band gap and thus longer wavelength of the emitted light. InGaN is a very attractive material for the development of various optical devices in the entire visible spectral range owing to the
- 25 tenability of the bandgap energy by adjusting the indium content. A low-In-content InGaNbased blue light-emitting diode (LED) exhibits an internal quantum efficiency (IQE) of approximately 83%. However, the IQEs of long-wavelength LEDs emitting light in the green, yellow, orange, and red regions are much lower.

In accordance with one or more embodiments of the present disclosure, a GaN-based 30 LED display is described. In one embodiment, the display is composed of pixels, where each pixel is composed of four subpixels that emit red, orange, green, and blue. A white color is made by mixing orange, green and blue colors thus consuming less electrical power than conventional RGB pixels for white color performance.

To provide further context, displays based on inorganic micro LEDs (μLEDs) have
 attracted increasing attention for applications in emerging portable electronics and wearable
 computers such as head-mounted displays and wristwatches. Micro LEDs are typically first

 $\mathbf{4}$

manufactured on Sapphire or silicon wafers (for example) and then transferred onto a display backplane glass substrate where on which active matrix thin-film transistors have been manufactured. The target acceptable defect density after such a transfer is approximately 1-2ppm. This low defect density requirement may be achieved by transferring two micro LEDs for

5

each color (red, green and blue), a so-called "redundancy strategy." However, transferring more micro LEDs for redundancy may result in higher manufacturing cost.

In accordance with an embodiment of the present disclosure, addressing both cost and defectivity requirements, monolithic orange, green and blue pixels are manufactured on a wafer and then transferred, as opposed to transferring individual micro LEDs with different colors from

- 10 three separate source wafers sequentially. As described herein, source wafers are fabricated having individual orange red green blue (ORGB) pixels thereon. Wafer-to-wafer bonding equipment and process technologies are then implemented to transfer micro LEDs from a source wafer to a target display backplane substrate, either directly or through an intermediate carrier plate. Thus, it is to be appreciated that typically three (or four) colors are transferred at the same
- 15 time. It is not necessarily the case that "one OGB pixel" or "one ORGB pixel" is transferred. Rather, it may be the case that one "whole" pixel is transferred. In another case, orange, green, and blue (and possibly, red) micro LEDs are spaced appropriately on the wafer such that when they are transferred to the display backplane, they will land on pre-designated contact pads that may be separated by half of the pixel pitch or one quarter of the pixel pitch or other similar large enough spacing to prevent color bleeding.

20

To provide further context, a state-of-the-art approach involves transfer with a stamp. For example, a stamp picks from the source wafer and the transfers to a target substrate where micro LED devices are assembled with driving electronics to provide a display. The approach, however, requires the need for pick up, bond, and release mechanisms. The approach is typically slow and expensive, and requires unique tooling.

25

In accordance with an embodiment of the present disclosure, direct transfer from source to target is used to fabricate micro LED displays. Micro LED devices are fabricated on a source wafer and then transferred directly to a target display backplane where the micro LED devices are assembled with driving electronics to provide a display. In an embodiment, the release of the

- 30 micro LEDs that are grown and attached to a silicon wafer is performed using "selective laser release." The selectivity at small pitch (e.g., less than 2 micron) is accomplished by using device structure including a thermal isolation layer (e.g., dielectric) between adjacent micro LEDs. In a particular embodiment, when one micro LED is released by ablating (via laser irradiation) of the "release layer," the adjacent micro LED are not to be impacted. By implementing thermal
- 35 isolation, impact to neighboring micro-LEDs will be eliminated and will not be inadvertently released. A release layer located underneath only the desired micro-LED for transfer is ablated

WO 2019/226246

PCT/US2019/026797

and the integrity of neighboring dies remains intact for a next transfer. Implementing such an approach may be advantageous by improving transfer yield significantly, which reduces cost of manufacturing.

Figure 1 illustrates a cross-sectional view of an orange green blue pixel with three nanowire LEDs shown, in accordance with an embodiment of the present disclosure. Referring to Figure 1, although shown as three different color micro-LEDs across (e.g., blue, green, orange from left-right), the three are shown in this manner for illustrative purposes only. It is to be appreciated that for a pixel such as a 2 x 2 pixel element, only two micro LEDs would be viewable for a given cross-section. It is to be appreciated that a variety of arrangements of micro

- 10 LEDs may be suitable to make a single pixel. In one embodiment, three micro LEDs are arranged side-by-side, as depicted in Figure 1. In another embodiment, four micro LEDs are arranged a 2 x 2 arrangement (and may include, e.g., one blue, one green and two orange, or, e.g., one blue, one green, one orange, and one red). In another embodiment, nine micro LEDs are arranged a 3 x 3 arrangement (three orange micro LEDs, three green micro LEDs, and three
- 15 blue micro LEDs), etc. It is to be appreciated that a micro LED is composed of an array of nanowire LEDs. The number of nanowire LEDs per one micro LEDs is at least one. For example, a 10umx10um micro LED may be composed of 90 nanowire LEDs connected in parallel to emit light of a specific color. It is further to be appreciated that, with respect to Figure 1, the micro LEDs are represented by one nanowire each for illustrative purposes. This in
- 20 general is not the case. Typically, one micro LED will be composed of more than one nanowire LED. Also, in Figure 1, one example arrangement is shown. That is, the three colors are adjacent to each other. However, in some cases, the micro LEDs of different colors are separated on the source wafer by a distance that may be half of the display pixel pitch, for example.
- With reference again to Figure 1, in a particular embodiment, a source micro LED wafer
 100 (such as a silicon wafer) has ORGB pixels (e.g., pixels having orange, red, green and blue
 subpixels) monolithically grown thereon. The silicon wafer 100 is first coated with an aluminum
 nitride (AIN) buffer layer 102, e.g., having a thickness of approximately 50 nanometers. The
 AIN buffer layer 102 may have a bandgap of about 6eV and may be transparent to infrared
 radiation. A metal-based nucleation layer (MNL) 104 is then deposited on the AIN buffer layer
- 30 102. The MNL 104 may have a thickness in the range of 30-100nm and may be crystalline or polycrystalline. Buffer layer 102 and MLN 104 instead be, or include, a patterned conductive/dielectric nucleation layer, a graphene nucleation layer or a graphene/AlN nucleation layer. A silicon nitride mask 106 is then deposited on the MNL. Lithography may then be used to open apertures in the silicon nitride mask 106 mask with diameters carefully chosen to
- 35 accommodate the subsequent formation of LEDs that emit orange, green, and blue colors. Ntype GaN nanowire cores are then grown, e.g., by metal organic chemical vapor deposition

(MOCVD), as seeded from the MNL 104. The nanowire cores may have diameters in the range 50nm to 250nm.

Referring again to Figure 1, indium gallium nitride (InGaN) shells 110 are grown around the GaN cores 108, e.g., using MOCVD. The amount of indium in the InGaN shells 110

- 5 depends on the GaN core diameter. In an embodiment, smaller core diameter result in the growth of InGaN shells with smaller indium content. Larger core diameters result in the growth of InGaN shells with larger indium content. For blue (B) color emission, the indium content is approximately 20%. For green (G) color emission, the indium content is approximately 30%. For orange (O) color emission, the indium content is approximately 34-37%, and in one
- 10 embodiment approximately 35% 40%. In the case that red is included, for red (R) color emission, the indium content is approximately 40%. A p-type GaN cladding layer 112 may then be formed around the InGaN shells 110, e.g., using MOCVD. The core-shell nanowires are the covered by an insulating material layer 114, e.g., a silicon oxide (SiOx) layer. A lithography and etch may then be used to expose the p-GaN cladding layers 112 for all color core-shell nanowire
- 15 structures. Atomic layer deposition may then be used to conformally deposit a metal layer 116 on the p-GaN cladding layers 112. A metal fill process may then be performed to fill in contact metals 118 for the micro LED structures.

Referring more generally to Figure 1 a semiconductor structure includes a silicon wafer 100 and plurality of pixel elements 150. Each of the pixel elements 150 includes a first color
20 nanowire LED, a second color nanowire LED (the second color different than the first color), and a pair of third color nanowire LEDs (the third color different than the first and second colors). A continuous insulating material layer 114 is laterally surrounding the first color nanowire LED, the second color nanowire LED, and the pair of third color nanowire LEDs. Adjacent pixel elements are separated from one another by a trench 120 between corresponding
25 continuous insulating material layer 114

25 continuous insulating material layers 114.

In an embodiment, for each of the pixel elements 150, the first color is orange, the second color is green, and the third color is blue. In another embodiment, for each of the pixel elements 150, the first color is orange, the second color is blue, and the third color is green. In another embodiment, for each of the pixel elements 150, the first color is blue, the second color is green,

30 and the third color is orange. In another embodiment, for four pixel elements 150, one pixel color is blue, one pixel color is green, one pixel color is orange, and one pixel color is red for each of the pixel elements 150. In any case, in an embodiment, the nanowire LEDs have a 2 x 2 arrangement.

In an embodiment, upon fabrication of a micro-LED wafer, in order to fabricate a micro-35 LED based display, a direct transfer method is used in which micro-LEDs from source wafers are bonded with a target display backplane with the assistance of precise alignment, thermal

compression bonding and selective release using IR source by means of selectively ablating or vaporizing the MNL in the source wafer. The heating of the MNL will result in stress at the interface with GaN nanowire and interface with the AIN layer, causing the micro LEDs to be released from the silicon wafer.

5

10

In an exemplary direct transfer method (DTM) approach for transferring micro LED pixels from a silicon wafer to a display backplane, Figures 2A-2D illustrate cross-sectional views of a method of transferring pixel elements from a silicon wafer to a display backplane, in accordance with an embodiment of the present disclosure. It is to be appreciated that, as contemplated for embodiments described herein, typically, a plurality of micro LEDs with different colors that have been grown on a single wafer monolithically is transferred to the display backplane.

Referring to Figure 2A, a silicon wafer 200 having micro LED pixel elements 202 thereon is aligned with metal bumps 206 of a backplane 208, such as a display thin film transistor (TFT) backplane. Thermal compression bonding is then performed for aligned micro LED pixel

elements 202 and metal bumps 206, as is depicted in Figure 2B. In one embodiment, the thermal compression bonding is performed at a temperature in the range of 25°C to 430°C, and at a pressure in the range of 1-2 MPa. Referring to Figure 2C, the bonded micro LED pixel elements 202 are detached from the silicon wafer 200 using IR light 220 passed through a mask 222 that is aligned with metal bumps 206 of the backplane 208. In an embodiment, referring to Figure 2D, the remaining micro LED pixel elements 202 are aligned to a new display backplane 230.

the remaining micro LED pixel elements 202 are aligned to a new display backplane 230.
In an embodiment, the above described direct transfer method is performed using a
modified wafer-to-wafer bonding equipment and process technologies to directly transfer micro
LEDs from source wafer to target display backplane substrate. In a specific embodiment of the
approach described above, a source wafer is aligned in close proximity to a target substrate in a

25 bonder tool (Figure 2A). Thermo-compression bonding (TCB) is then used to bond micro LEDs to metal pad bumps on the target substrate (Figure 2B). After bonding of micro LEDs with various colors, as described above, from the silicon source wafer to first target display substrate, micro LEDs are detached (de-bonded) from the source wafer using infrared (IR) radiation through the silicon wafer (Figure 2C). A second target display substrate is brought in close

30 proximity of the silicon source wafer but with a misalignment that is equivalent to pixel or subpixel pitch on the source wafer in order to pick new pixel or subpixel from source wafer to second target display substrate (Figure 2D). The alignment may be performed using infrared imaging, optical, or mechanical approaches common to wafer-to-wafer bonders.

In an embodiment, the above described IR laser ablates a conductive layer used as a nucleation layer to grow nanowire LEDs, such as metal-based nucleation layer (MNL) 104 of Figure 1. The conductive nucleation layer may serve as a release layer that can be substantially

35

PCT/US2019/026797

or completely ablated (vaporized) using IR radiation to de-bond the device from the substrate.

It is to be appreciated that micro LED displays promise 3x-5x less power compared to organic LED (OLED) displays. The difference would result in a savings in battery life in mobile devices (e.g., notebook and converged mobility) and can enhance user experience. In an

- 5 embodiment, micro LED displays described herein consume two-fold less power compared to organic LED (OLED) displays. Such a reduction in power consumption may provide an additional approximately 8 hours of battery life. Such a platform may even outperform platforms based on low power consumption central processing units (CPUs). Embodiments described herein may be associated with one or more advantages such as, but not limited to, high
- 10 manufacturing yield, high manufacturing throughput (display per hour), and applicability for displays with a diagonal dimension ranging from 2 inches to 15.6 inches.

One or more embodiments are directed to approaches and devices for enabling the fabrication of low power full-color micro light emitting diode (μ LED) displays. As an exemplary display architecture, Figure 3A illustrates a schematic of micro LED display

architecture, in accordance with an embodiment of the present disclosure. Referring to Figure 3A, a micro LED display 300 includes a backplane 302 having pixel circuits 304 thereon. An insulator 306 is over the pixel circuits 304. Micro LED layers 308 are included over the insulator 306. A transparent electrode 310 is over the micro LED layers 308. A significant component of the ecosystem of LED displays is the TFT backplane supply. One or more
embodiments described herein address the fabrication of TFT backplanes.

Figure 3B is a schematic illustrating a pixel having a redundancy factor of 4, in accordance with an embodiment of the present disclosure. Referring to Figure 3B, a pixel 320 includes four red (R) subpixels 322, four orange (O) subpixels 324, four green (G) subpixels 326, and four blue (B) subpixels 328.

Figure 3C is a schematic illustrating a pixel having a redundancy factor of 3, in accordance with an embodiment of the present disclosure. Referring to Figure 3C, a pixel 340 includes three red (R) subpixels 342, three orange (O) subpixels 344, three green (G) subpixels 346, and three blue (B) subpixels 348.

Figure 3D is a schematic illustrating a pixel having a redundancy factor of 2, in
accordance with an embodiment of the present disclosure. Referring to Figure 3D, a pixel 360 includes two red (R) subpixels 362, two orange (O) subpixels 364, two green (G) subpixels 366, and two blue (B) subpixels 368.

As an exemplary comparison, Figure 4A is a schematic illustrating a pixel architecture of an RGB pixel with red redundancy. Figure 4B is a schematic illustrating a pixel architecture of an ORGB pixel, in accordance with an embodiment of the present disclosure.

25

Referring to Figure 4A, an RGB pixel with redundancy includes a green micro LED 402, two red micro LEDs 404A and 404B, and a blue micro LED 406. Referring to Figure 4B, an ORGB pixel includes a green micro LED 452, an orange micro LED 454, a blue micro LED 456, and a red micro LED 458. In an embodiment, by relying on a more energy-efficient orange

5 GaN-based LED to satisfy a significant portion of the red-emission requirement for white color, lower power consumption than conventional RGB pixel architecture can be realized.

Figure 5A illustrates a cross-sectional view of a GaN nanowire based LED highlighting certain layers of the LED, in accordance with an embodiment of the present disclosure. In the exemplary embodiment of Figure 5A, an LED 500 includes an n-type GaN nanowire 502 above

a substrate 504, which may be a Si(001) substrate. An intervening graphene layer 506 has an opened mask layer 507 thereon. An active layer 508/510 (which may be a single active layer, such as a single InGaN layer, replacing 508/510) is included on the n-type GaN nanowire 502. A cladding layer 512, such as a p-GaN or p-ZnO cladding layer 512 is included on the active layer 508/510.

15 Figure 5B illustrates a cross-sectional view of a micro-LED composed of multiple nanowire LEDs, in accordance with an embodiment of the present disclosure. In the exemplary embodiment of Figure 5B, a micro-LED 520 includes an n-GaN nano-column 522 above a substrate 524, which may be a Si(111) substrate. A nucleation layer 526 is included between the n-GaN nano-column 522 and the substrate 524. An InGaN/GaN multi-quantum well device

20 (MQD) stack 528 is included on the n-GaN nano-column 522. A p-GaN layer 530 is on the multi-quantum well device (MQD) stack 528. A transparent p-electrode 532 is included on the p-GaN layer 530.

It is to be appreciated that foundational geometries other than the above described nanowires may be used for LED fabrication. For example, in another embodiment, Figure 6A illustrates a cross-sectional view of a GaN nanopyramid or micropyramid based LED

highlighting certain layers of the LED, in accordance with an embodiment of the present disclosure. In the exemplary embodiment of Figure 5C, an LED 540 includes an n-GaN nanopyramid 542 above a substrate 544, which may be a Si(111) substrate. An intervening nucleation layer 546 has an opened mask layer 547 thereon. An InGaN layer 548 is included on

30 the GaN nanopyramid 542. A p-GaN or p-ZnO cladding layer 552 is included on the InGaN layer 548. It is to be appreciated that a micro LED may be composed of multiple nanopyramids connected in parallel. For example, a 5umx5um micro LED may be composed of 20 nanopyramids.

In another embodiment, Figure 6B illustrates a cross-sectional view of a GaN axial nanowire based LED highlighting certain layers of the LED, in accordance with an embodiment of the present disclosure. In the exemplary embodiment of Figure 5D, an LED 560 includes an

n-GaN axial nanowire 562 above a substrate 564, which may be a Si(111) substrate. An intervening nucleation layer 566 has an opened mask layer 567 thereon. An InGaN layer 568 is included on the GaN axial nanowire 562. A p-GaN or p-ZnO cladding layer 572 is included on the InGaN layer 568.

5

10

With reference collectively to Figures 1, 5A, 5B, 6A and 6B, in accordance with an embodiment of the present disclosure, a pixel element for a micro-light emitting diode (LED) display panel includes a blue color nanowire or nanopyramid LED above a nucleation layer above a substrate, the blue color nanowire LED including a first GaN core. A green color nanowire or nanopyramid LED is above the nucleation layer above the substrate, the green color nanowire LED including a second GaN core. An orange color nanowire or nanopyramid LED is above the nucleation layer above the nucleation layer above the nucleation layer above the substrate, the green color nanowire LED including a second GaN core. An orange color nanowire or nanopyramid LED is above the nucleation layer above the substrate, the orange color nanowire or nanopyramid LED including a third GaN core.

In one embodiment, the blue color nanowire further includes a first InGaN active layer on the first GaN core, the green color nanowire further includes a second InGaN active layer on the second GaN core, and the orange color nanowire or nanopyramid further includes a third InGaN active layer on the third GaN core. In a specific such embodiment, the first InGaN active layer includes less In than the second InGaN active layer, and the second InGaN active layer includes less In than the third InGaN active layer. In another specific such embodiment, the first InGaN active layer includes In0.2Ga0.8N, the second InGaN active layer includes In0.3Ga0.7N, and the

20 third InGaN active layer includes In_{0.35}Ga_{0.65}N. In another specific such embodiment, the blue color nanowire further includes a first p-type GaN cladding layer on the first InGaN active layer, the green color nanowire further includes a second p-type GaN cladding layer on the second InGaN active layer, and the orange color nanowire further includes a third p-type GaN cladding layer on the third InGaN active layer.

In an embodiment, the thermal compression bonding is performed at a temperature in the range of 25°C to 430°C, and at a pressure in the range of 1-2 MPa. In a specific embodiment of the approach described above, source wafers that have ORGB pixels are provided. Wafer-to-wafer bonding equipment and process technologies are implemented to directly transfer micro LEDs from the source wafer to a target display backplane substrate.

30

35

25

In an example, Figure 7 illustrates a cross-sectional view of a schematic of a display bonder apparatus, in accordance with an embodiment of the present disclosure.

Referring to Figure 7, a display bonder apparatus 700 includes a first support 702 for holding a display backplane substrate 704 in a first position 706. A second support 708 is for holding a silicon wafer 710 in a second position 712. The second position 712 is over the first position 706. In one embodiment, a piston 714 is coupled to the first support 702. The piston

714 is for moving the display backplane substrate 704 from the first position 706 toward the

second position 712. Further, the piston 714 applies a force 716 to the display backplane substrate 704 to bond light-emitting diode (LED) pixel elements 718 on the silicon wafer 710 to metal bumps 720 on the display backplane substrate 704. In an embodiment, the display bonder apparatus further includes an infra-red (IR) irradiation source 730 coupled to the second support

5 708. The IR radiation source may be used to de-bond the device from the substrate, as described above.

In an embodiment, the display bonder apparatus 700 is used in a transfer process where a micro LED source wafer is brought into contact with a display substrate having metal bumps, such that the micro LED metal contacts and backplane metal bumps are opposite to one another.

10 The bonding process involves orienting the two substrates (source wafer and display substrate) parallel to one another and compressing the two substrates together by applying force 716 on the outer surface of the display substrate. The force 716 may be applied to the center of the display substrate with a piston-type mechanism. The bonder apparatus 700 may provide precise bonding and may be suitable for bonding one substrate pair at a time. The bonding apparatus may be

15 provided with a vacuum chamber (or any controlled atmosphere) and an aligner. The substrates may be aligned in the aligner, loaded in the controlled atmospheric chamber (vacuum/other), and thereafter bonded to each other.

In another aspect, a display assembly method involves fabricating micro LED displays on silicon wafers. In an embodiment, a manufacturing approach involves first providing two types

- 20 of wafers. A first wafer includes μ LED arrays with a very small pitch (e.g., less than 5 μ m) fabricated on, e.g., 300mm silicon wafers. In an example, orange, green and blue LEDs are manufactured monolithically. In one embodiment, the LED active layers are composed of Indium Gallium Nitride (InGaN) with different Indium composition corresponding to different colors (e.g., blue color LEDs have approximately 20% indium (In_{0.2}Ga_{0.8}N), green color LEDs
- 25 have approximately 30% indium (In_{0.3}Ga_{0.7}N), orange color LEDs have approximately 35% indium (In_{0.35}Ga_{0.65}N), and red color LEDs have approximately 40% indium (In_{0.4}Ga_{0.6}N)).

A second wafer, such as a 300mm wafer, is prepared with driver circuit arrays (e.g., corresponding to the μ LED arrays mentioned above). The driver circuit arrays may be fabricated

30

to include CMOS devices on silicon wafers (e.g., 22nm node, 32nm node, 45nm node, 65nm node, 90nm node, 130nm node, or 180nm node). Wafer-to-wafer bonding is then performed to couple the above two wafers using wafer bonding technology with an alignment accuracy of, e.g., $\pm 0.5 \mu m$ or better.

As an example, Figures 8A-8C illustrate cross-sectional views representing various operations in a method of fabricating a micro light emitting diode pixel structure, such as a

35 display for use in an augmented reality micro LED display, in accordance with an embodiment of the present disclosure.

Referring to part (a) of Figure 8A, structure 800 includes a second wafer 802, such as silicon wafer having an aluminum nitride (AlN) 804 and nucleation layer 806 thereon. Wafer 802 includes a plurality of micro light emitting diode devices 810/812/814 in a second dielectric 808 thereon. In one embodiment, the plurality of micro light emitting diode devices an

- 5 orange micro light emitting diode device 810, a green micro light emitting diode device 812, and a blue micro light emitting diode device 814. A metal layer 816, such as a copper layer, may be included as an anode layer, as is depicted. Although not depicted, a red micro light emitting diode device may also be included.
- Referring to part (b) of Figure 8A, structure 850 includes a first wafer 852 having a
 plurality of conductive interconnect structures 858 in a first dielectric layer 854/856 thereon. In one embodiment, first dielectric layer 854/856 includes a first low-k portion 854 and a second low-k portion 856, as is depicted. In one embodiment, the first wafer 852 is a silicon substrate including metal oxide semiconductor (CMOS) devices or thin film transistor (TFT) devices coupled to the plurality of conductive interconnect structures 858.
- 15 Referring to part (a) of Figure 8B, structures 800 and 850, i.e., first and second wafers, are coupled to provide individual ones of the plurality of micro light emitting diode devices 810/812/814 electrically coupled to a corresponding one of the plurality of conductive interconnect structures 858, e.g., by wafer-to-wafer bonding. The bonding may be through metal layer 816, as is depicted.

20

35

Referring to part (b) of Figure 8B, the second wafer 802 (and, if included, layers 804 and 806) are removed to expose the plurality of micro light emitting diode devices 810/812/814. Referring to Figure 8C, a transparent conducting oxide layer 822 is formed on the plurality of micro light emitting diode devices 810/812/814 and on the second dielectric layer 808.

Referring again to Figures 8A-8C, a micro light emitting diode pixel structure includes a substrate 852 having a plurality of conductive interconnect structures 858 in a first dielectric layer 854/856 thereon. A plurality of micro light emitting diode devices 810/812/814 is in a second dielectric layer 808 above the first dielectric layer 854/856. Individual ones of the plurality of micro light emitting diode devices 810/812/814 is electrically coupled to a corresponding one of the plurality of conductive interconnect structures 858. The second

30 dielectric layer 808 is separate and distinct from the first dielectric layer 854/856. A transparent conducting oxide layer 822 is disposed on the plurality of micro light emitting diode devices 810/812/814 and on the second dielectric layer 808.

In one embodiment, substrate 852 is a silicon substrate including metal oxide semiconductor (CMOS) devices or thin film transistor (TFT) devices coupled to the plurality of conductive interconnect structures 858. In one embodiment, the plurality of micro light emitting

diode devices 810/812/814 includes a single orange micro light emitting diode device 810, a

WO 2019/226246

PCT/US2019/026797

single green micro light emitting diode device 812, and a single blue micro light emitting diode device 814. In one embodiment, the first 854/856 and second 808 dielectric layers are low-k dielectric layers. In one embodiment, the transparent conducting oxide layer 822 is an indium tin oxide (ITO) layer. In another embodiment, the transparent conducting oxide layer 822 is

5 composed of a material selected from the group consisting of gallium doped zinc oxide, aluminum doped zinc oxide, silver nanowires and graphene.

In another aspect, InGaN nanowires (e.g., an InGaN shell on a GaN core) with varying indium composition can be used to cover the range of the visible spectrum. Figure 9 is a plot 900 of measured energy gap (in eV) for InGaN nanowires as a function of indium composition, in

10 accordance with an embodiment of the present disclosure. As shown in plat 900, the energy gap can be tuned to cover the entire visible range. In an embodiment, it is feasible to grow InGaN nanowires with a composition from 0% to 100% suitable to cover the entire visible range.

Figure 10 is a plot 1000 and corresponding legend of measured photoluminscence (PL) spectra as intensity (in atomic units, a.u.) for InGaN nanowires (e.g., an InGaN shell on a GaN core) as a function of wavelength, in accordance with an embodiment of the present disclosure. Referring to plot 1000, InGaN nanowires with varying indium compositions demonstrate the feasibility of emitting colors in the entire visible range.

In another aspect, Figure 11 is a flow diagram 1100 illustrating a portion of an ORGB display production process, in accordance with an embodiment of the present disclosure.

- 20 Referring to flow diagram 1100, at operation 1102, an Si wafer has a nucleation layer formed thereon, such as a patterned conductive/dielectric nucleation layer, a graphene nucleation layer or a graphene/AlN nucleation layer. At operation 1104, sub 100 nm lithography is used to pattern a layer on the nucleation layer, or to pattern the nucleation layer. At operation 1106, nanowire growth is performed on the nucleation layer, e.g., by epitaxial deposition. At operation 1108, a
- 25 backplane is introduced into the micro LED assembly process. At operation 1110, driver electrons are fabricated. At operation 1112, display assembly is performed to finally provide a display.

Figure 12 is a schematic illustration of a display architecture, in accordance with an embodiment of the present disclosure. Referring to Figure 12, micro LEDs 1202 are arranged in

30 a matrix. The micro LEDs are driven through "Data Driver" 1204 and "Scan Driver" 1206 chips. Thin film transistors 1208 are used to make "pixel driver circuits" 1210 for each micro LED. In an embodiment, the micro LEDs are fabricated on a silicon wafer then transferred to a glass substrate called "backplane" where the "pixel driver circuits" 1210 have been fabricated using thin film transistors.

35

15

Figure 13 is an electronic device having a display, in accordance with embodiments of the present disclosure. Referring to Figure 13, an electronic device 1300 has a display or display

WO 2019/226246

PCT/US2019/026797

panel 1302 with a micro-structure 1304. The display may also have glass layers and other layers, circuitry, and so forth. The display panel 1302 may be a micro-LED display panel. As should be apparent, only one microstructure 1304 is depicted for clarity, though a display panel 1302 will have an array or arrays of microstructures including nanowire LEDs.

5

The electronic device 1300 may be a mobile device such as smartphone, tablet, notebook, smartwatch, and so forth. The electronic device 1300 may be a computing device, stand-alone display, television, display monitor, vehicle computer display, the like. Indeed, the electronic device 1300 may generally be any electronic device having a display or display panel.

The electronic device 1300 may include a processor 1306 (e.g., a central processing unit or CPU) and memory 1308. The memory 1308 may include volatile memory and nonvolatile memory. The processor 1006 or other controller, along with executable code store in the memory 1308, may provide for touchscreen control of the display and well as for other features and actions of the electronic device 1300.

In addition, the electronic device 1300 may include a battery 1310 that powers the electronic device including the display panel 1302. The device 1300 may also include a network interface 1312 to provide for wired or wireless coupling of the electronic to a network or the internet. Wireless protocols may include Wi-Fi (e.g., via an access point or AP), Wireless Direct®, Bluetooth®, and the like. Lastly, as is apparent, the electronic device 1300 may include additional components including circuitry and other components.

20

Thus, embodiments described herein include pixel architectures for low power micro light-emitting diode displays.

The above description of illustrated implementations of embodiments of the disclosure, including what is described in the Abstract, is not intended to be exhaustive or to limit the disclosure to the precise forms disclosed. While specific implementations of, and examples for, the disclosure are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the disclosure, as those skilled in the relevant art will recognize.

These modifications may be made to the disclosure in light of the above detailed description. The terms used in the following claims should not be construed to limit the disclosure to the specific implementations disclosed in the specification and the claims. Rather,

30

25

the scope of the disclosure is to be determined entirely by the following claims, which are to be construed in accordance with established doctrines of claim interpretation.

Example embodiment 1: A micro light emitting diode pixel structure includes a substrate having a plurality of conductive interconnect structures in a first dielectric layer thereon. A plurality of micro light emitting diode devices is in a second dielectric layer above the first

35

dielectric layer, individual ones of the plurality of micro light emitting diode devices electrically coupled to a corresponding one of the plurality of conductive interconnect structures. The

plurality of micro light emitting diode devices includes an orange micro light emitting diode device, a green micro light emitting diode device, and a blue micro light emitting diode device. A transparent conducting oxide layer is disposed on the plurality of micro light emitting diode devices and on the second dielectric layer.

5

10

20

Example embodiment 2: The micro light emitting diode pixel structure of example embodiment 1, wherein the plurality of micro light emitting diode devices includes only a single orange micro light emitting diode device, only a single green micro light emitting diode device, and only a single blue micro light emitting diode device.

Example embodiment 3: The micro light emitting diode pixel structure of example embodiment 1, wherein the plurality of micro light emitting diode devices further includes a red micro light emitting diode device.

Example embodiment 4: The micro light emitting diode pixel structure of example embodiment 3, wherein the plurality of micro light emitting diode devices includes only a single orange micro light emitting diode device, only a single green micro light emitting diode device,

15 only a single blue micro light emitting diode device, and only a single red micro light emitting diode device.

Example embodiment 5: The micro light emitting diode pixel structure of example embodiment 1, 2, 3 or 4, wherein the substrate is a silicon substrate including metal oxide semiconductor (CMOS) devices or thin film transistor (TFT) devices coupled to the plurality of conductive interconnect structures.

Example embodiment 6: The micro light emitting diode pixel structure of example embodiment 1, 2, 3, 4 or 5, wherein the second dielectric layer is separate and distinct from the first dielectric layer.

Example embodiment 7: The micro light emitting diode pixel structure of example embodiment 1, 2, 3, 4, 5 or 6, wherein the first and second dielectric layers are low-k dielectric layers.

Example embodiment 8: The micro light emitting diode pixel structure of example embodiment 1, 2, 3, 4, 5, 6 or 7, wherein the transparent conducting oxide layer is an indium tin oxide (ITO) layer.

30

35

Example embodiment 9: The micro light emitting diode pixel structure of example embodiment 1, 2, 3, 4, 5, 6, 7 or 8, wherein the plurality of micro light emitting diode devices is a plurality of nanowire-based micro light emitting diode devices.

Example embodiment 10: The micro light emitting diode pixel structure of example embodiment 9, wherein the plurality of nanowire-based LED pixel elements includes GaN nanowires.

Example embodiment 11: A method of fabricating a micro light emitting diode pixel structure includes providing a first wafer having a plurality of conductive interconnect structures in a first dielectric layer thereon. The method also includes providing a second wafer having a plurality of micro light emitting diode devices in a second dielectric thereon, wherein the

- 5 plurality of micro light emitting diode devices includes an orange micro light emitting diode device, a green micro light emitting diode device, and a blue micro light emitting diode device. The method also includes coupling the first and second wafers to provide individual ones of the plurality of micro light emitting diode devices electrically coupled to a corresponding one of the plurality of conductive interconnect structures. The method also includes removing the second
- 10 wafer. The method also includes forming a transparent conducting oxide layer on the plurality of micro light emitting diode devices and on the second dielectric layer.

Example embodiment 12: The method of example embodiment 11, wherein the first wafer is a silicon substrate including metal oxide semiconductor (CMOS) devices or thin film transistor (TFT) devices coupled to the plurality of conductive interconnect structures.

Example embodiment 13: The method of example embodiment 11, wherein the plurality of micro light emitting diode devices further includes a red micro light emitting diode device.

Example embodiment 14: The method of example embodiment 13, wherein the plurality of micro light emitting diode devices includes only a single orange micro light emitting diode device, only a single green micro light emitting diode device, only a single blue micro light emitting diode device.

Example embodiment 15: The method of example embodiment 11, 12, 13 or 14, wherein the substrate is a silicon substrate including metal oxide semiconductor (CMOS) devices or thin film transistor (TFT) devices coupled to the plurality of conductive interconnect structures.

Example embodiment 16: The method of example embodiment 11, 12, 13, 14 or 15, wherein the second dielectric layer is separate and distinct from the first dielectric layer.

Example embodiment 17: The method of example embodiment 11, 12, 13, 14, 15 or 16, wherein the first and second dielectric layers are low-k dielectric layers.

Example embodiment 18: The method of example embodiment 11, 12, 13, 14, 15, 16 or 17, wherein the transparent conducting oxide layer is an indium tin oxide (ITO) layer.

30

15

20

25

Example embodiment 19: The method of example embodiment 11, 12, 13, 14, 15, 16, 17 or 18, wherein the plurality of micro light emitting diode devices is a plurality of nanowire-based micro light emitting diode devices.

Example embodiment 20: The method of example embodiment 19, wherein the plurality of nanowire-based LED pixel elements includes GaN nanowires.

35

Example embodiment 21: A pixel element for a micro-light emitting diode (LED) display panel includes a blue color nanowire or nanopyramid LED above a nucleation layer

above a substrate, the blue color nanowire LED including a first GaN core. A green color nanowire or nanopyramid LED is above the nucleation layer above the substrate, the green color nanowire LED including a second GaN core. An orange color nanowire or nanopyramid LED is above the nucleation layer above the substrate, the orange color nanowire or nanopyramid LED

5 including a third GaN core.

Example embodiment 22: The pixel element of claim 21, wherein the blue color nanowire further includes a first InGaN active layer on the first GaN core, the green color nanowire further includes a second InGaN active layer on the second GaN core, and the orange color nanowire or nanopyramid further includes a third InGaN active layer on the third GaN

10 core.

Example embodiment 23: The pixel element of claim 22, wherein the first InGaN active layer includes less In than the second InGaN active layer, and the second InGaN active layer includes less In than the third InGaN active layer.

Example embodiment 24: The pixel element of claim 22 or 23, wherein the first InGaN active layer includes In_{0.2}Ga_{0.8}N, the second InGaN active layer includes In_{0.3}Ga_{0.7}N, and the third InGaN active layer includes In_{0.35}Ga_{0.65}N.

Example embodiment 25: The pixel element of claim 22, 23 or 24, wherein the blue color nanowire further includes a first p-type GaN cladding layer on the first InGaN active layer, the green color nanowire further includes a second p-type GaN cladding layer on the second

20 InGaN active layer, and the orange color nanowire further includes a third p-type GaN cladding layer on the third InGaN active layer.

CLAIMS

What is claimed is:

1. A micro light emitting diode pixel structure, comprising:

a substrate having a plurality of conductive interconnect structures in a first dielectric layer thereon;

a plurality of micro light emitting diode devices in a second dielectric layer above the first dielectric layer, individual ones of the plurality of micro light emitting diode devices electrically coupled to a corresponding one of the plurality of conductive interconnect structures,

wherein the plurality of micro light emitting diode devices comprises an orange micro light emitting diode device, a green micro light emitting diode device, and a blue micro light emitting diode device; and

a transparent conducting oxide layer disposed on the plurality of micro light emitting diode devices and on the second dielectric layer.

15

10

5

2. The micro light emitting diode pixel structure of claim 1, wherein the plurality of micro light emitting diode devices comprises only a single orange micro light emitting diode device, only a single green micro light emitting diode device, and only a single blue micro light emitting diode device.

20

3. The micro light emitting diode pixel structure of claim 1, wherein the plurality of micro light emitting diode devices further comprises a red micro light emitting diode device.

4. The micro light emitting diode pixel structure of claim 3, wherein the plurality of micro light
 emitting diode devices comprises only a single orange micro light emitting diode device, only a single green micro light emitting diode device, only a single blue micro light emitting diode device, and only a single red micro light emitting diode device.

5. The micro light emitting diode pixel structure of claim 1, 2, 3 or 4, wherein the substrate is a
30 silicon substrate comprising metal oxide semiconductor (CMOS) devices or thin film transistor (TFT) devices coupled to the plurality of conductive interconnect structures.

6. The micro light emitting diode pixel structure of claim 1, 2, 3 or 4, wherein the second dielectric layer is separate and distinct from the first dielectric layer.

35

7. The micro light emitting diode pixel structure of claim 6, wherein the first and second dielectric layers are low-k dielectric layers.

8. The micro light emitting diode pixel structure of claim 1, 2, 3 or 4, wherein the transparent5 conducting oxide layer is an indium tin oxide (ITO) layer.

9. The micro light emitting diode pixel structure of claim 1, 2, 3 or 4, wherein the plurality of micro light emitting diode devices is a plurality of nanowire-based micro light emitting diode devices.

10

10. The micro light emitting diode pixel structure of claim 9, wherein the plurality of nanowirebased LED pixel elements comprises GaN nanowires.

11. A method of fabricating a micro light emitting diode pixel structure, the method comprising:
 providing a first wafer having a plurality of conductive interconnect structures in a first dielectric layer thereon;

providing a second wafer having a plurality of micro light emitting diode devices in a second dielectric thereon, wherein the plurality of micro light emitting diode devices comprises an orange micro light emitting diode device, a green micro light emitting diode device, and a blue

20 micro light emitting diode device;

coupling the first and second wafers to provide individual ones of the plurality of micro light emitting diode devices electrically coupled to a corresponding one of the plurality of conductive interconnect structures;

removing the second wafer; and

forming a transparent conducting oxide layer on the plurality of micro light emitting diode devices and on the second dielectric layer.

12. The method of claim 11, wherein the first wafer is a silicon substrate comprising metal oxide semiconductor (CMOS) devices or thin film transistor (TFT) devices coupled to the plurality of conductive interconnect structures.

13. The method of claim 11 or 12, wherein the plurality of micro light emitting diode devices comprises only a single orange micro light emitting diode device, only a single green micro light emitting diode device, and only a single blue micro light emitting diode device.

35

25

30

14. The method of claim 11 or 12, wherein the plurality of micro light emitting diode devices further comprises a red micro light emitting diode device.

15. The method of claim 11 or 12, wherein the plurality of micro light emitting diode devices
comprises only a single orange micro light emitting diode device, only a single green micro light emitting diode device, only a single blue micro light emitting diode device, and only a single red micro light emitting diode device.

16. The method of claim 11 or 12, wherein the second dielectric layer is separate and distinctfrom the first dielectric layer.

17. The method of claim 11 or 12, wherein the first and second dielectric layers are low-k dielectric layers.

15 18. The method of claim 11 or 12, wherein the transparent conducting oxide layer is an indium tin oxide (ITO) layer.

19. The method of claim 11 or 12, wherein the plurality of micro light emitting diode devices is a plurality of nanowire-based micro light emitting diode devices.

20

20. The method of claim 19, wherein the plurality of nanowire-based LED pixel elements comprises GaN nanowires.

21. A pixel element for a micro-light emitting diode (LED) display panel, the pixel elementcomprising:

a blue color nanowire or nanopyramid LED above a nucleation layer above a substrate, the blue color nanowire LED comprising a first GaN core;

a green color nanowire or nanopyramid LED above the nucleation layer above the substrate, the green color nanowire LED comprising a second GaN core; and

30

an orange color nanowire or nanopyramid LED above the nucleation layer above the substrate, the orange color nanowire or nanopyramid LED comprising a third GaN core.

22. The pixel element of claim 21, wherein the blue color nanowire further comprises a first InGaN active layer on the first GaN core, the green color nanowire further comprises a second


35 InGaN active layer on the second GaN core, and the orange color nanowire or nanopyramid further comprises a third InGaN active layer on the third GaN core.

23. The pixel element of claim 22, wherein the first InGaN active layer comprises less In than the second InGaN active layer, and the second InGaN active layer comprises less In than the third InGaN active layer.

5


24. The pixel element of claim 22 or 23, wherein the first InGaN active layer comprises In_{0.2}Ga_{0.8}N, the second InGaN active layer comprises In_{0.3}Ga_{0.7}N, and the third InGaN active layer comprises In_{0.3}Ga_{0.65}N.


10 25. The pixel element of claim 22 or 23, wherein the blue color nanowire further comprises a first p-type GaN cladding layer on the first InGaN active layer, the green color nanowire further comprises a second p-type GaN cladding layer on the second InGaN active layer, and the orange color nanowire further comprises a third p-type GaN cladding layer on the third InGaN active layer.





~ 200

























FIG. 5B







<u>640</u>





FIG. 7



10/17

(a)





FIG. 8A








FIG. 8C










FIG. 9




<u>1000</u>









WO 2019/226246

17/17




FIG. 13

A. CLASSIFICATION OF SUBJECT MATTER H01L 27/15(2006.01)i, H01L 27/12(2006.01)i, H01L 27/24(2006.01)i, H01L 33/02(2010.01)i

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) H01L 27/15; H01L 25/00; H01L 25/075; H01L 25/16; H01L 33/06; H01L 33/24; H01L 33/32; H01L 33/62; H05B 33/14; H05B 37/00; H01L 27/12; H01L 27/24; H01L 33/02

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Korean utility models and applications for utility models Japanese utility models and applications for utility models

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) eKOMPASS(KIPO internal) & Keywords: pixel, micro light emitting diode, orange, nanowire, nanopyramid

C. DOCUMENTS CONSIDERED TO BE RELEVANT					
Category*	Citation of document, with indication, where app	propriate, of the relevant passages	Relevant to claim No.		
Х	US 2017-0179097 A1 (HONG KONG BEIDA JADE BIRD See paragraphs [0012], [0025]-[0053] and figu		1-8		
Y		1cs In 4.	9-25		
Y	WO 2017-111827 A1 (INTEL CORPORATION) 29 June See paragraphs [0024]-[0060], claims 1, 6 and		9-25		
А	US 2017-0236975 A1 (GLO AB) 17 August 2017 See paragraphs [0041]-[0042] and figure 4.		1-25		
А	US 2017-0148771 A1 (SAMSUNG ELECTRONICS CO., See paragraphs [0060]-[0141] and figures 1-16	-	1-25		
А	US 2017-0301825 A1 (GLO AB) 19 October 2017 See paragraph [0062] and figures 8A-8B.		1-25		
Furt	her documents are listed in the continuation of Box C.	See patent family annex.			
"A" docum to be o "E" earlier filing d "L" docum cited to special "O" docum means "P" docum	al categories of cited documents: ent defining the general state of the art which is not considered f particular relevance application or patent but published on or after the international late ent which may throw doubts on priority claim(s) or which is o establish the publication date of another citation or other reason (as specified) ent referring to an oral disclosure, use, exhibition or other ent published prior to the international filing date but later e priority date claimed	 "T" later document published after the internation date and not in conflict with the application the principle or theory underlying the invent "X" document of particular relevance; the claims considered novel or cannot be considered step when the document is taken alone "Y" document of particular relevance; the claims considered to involve an inventive step we combined with one or more other such docubeing obvious to a person skilled in the art "&" document member of the same patent family 	n but cited to understand tion ed invention cannot be to involve an inventive ed invention cannot be hen the document is iments, such combination		
Date of the	actual completion of the international search	Date of mailing of the international search rep			
	30 July 2019 (30.07.2019)	30 July 2019 (30.07	7.2019)		
6	mailing address of the ISA/KR International Application Division Korean Intellectual Property Office 189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea	Authorized officer JANG, Gijeong			
Facsimile I	No. +82-42-481-8578	Telephone No. +82-42-481-8364			

Form PCT/ISA/210 (second sheet) (January 2015)

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

PCT/US2019/026797

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 2017–0179097 A1	22/06/2017	EP 3394892 A1 TW 201733106 A US 10068888 B2 WO 2017-112675 A1	31/10/2018 16/09/2017 04/09/2018 29/06/2017
WO 2017-111827 A1	29/06/2017	None	
US 2017–0236975 A1	17/08/2017	CN 107251239 A EP 3180806 A1 JP 2017-525159 A JP 6505208 B2 KR 10-2017-0066319 A US 10205054 B2 US 2018-0145218 A1 US 9882086 B2 WO 2016-025325 A1 WO 2016-025325 A9	$\begin{array}{c} 13/10/2017\\ 21/06/2017\\ 31/08/2017\\ 24/04/2019\\ 14/06/2017\\ 12/02/2019\\ 24/05/2018\\ 30/01/2018\\ 18/02/2016\\ 23/03/2017\\ \end{array}$
US 2017–0148771 A1	25/05/2017	CN 106847796 A CN 106847796 B KR 10–2017–0059068 A US 9825014 B2	13/06/2017 11/06/2019 30/05/2017 21/11/2017
US 2017-0301825 A1	19/10/2017	EP 3005429 A1 EP 3005429 A4 JP 2016-527706 A JP 6227128 B2 TW 201511357 A US 10304992 B2 US 2014-0363912 A1 US 2014-0366021 A1 US 2014-0366022 A1 US 2014-0366023 A1 US 2014-0366025 A1 US 2014-0366025 A1 US 2015-0199210 A1 US 2015-0221814 A1 US 9054233 B2 US 9378038 B2 US 9378038 B2 US 9748437 B2 US 9858097 B2 WO 2014-197799 A1	13/04/2016 15/02/2017 08/09/2016 08/11/2017 16/03/2015 28/05/2019 11/12/2014 11/12/2014 11/12/2014 11/12/2014 11/12/2014 11/12/2014 16/07/2015 06/08/2015 09/06/2015 28/06/2016 29/08/2017 02/01/2018 11/12/2014