




- (51) **International Patent Classification:**  
G01N 27/07 (2006.01) H01L 29/744 (2006.01)  
G01N 27/414 (2006.01)
- (21) **International Application Number:** PCT/US2016/027384
- (22) **International Filing Date:** 13 April 2016 (13.04.2016)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:** 62/147,284 14 April 2015 (14.04.2015) US
- (63) **Related by continuation (CON) or continuation-in-part (CIP) to earlier application:**  
US 62/147,284 (CON)  
Filed on 14 April 2015 (14.04.2015)
- (71) **Applicant: HRL LABORATORIES, LLC [US/US];**  
3011 Malibu Canyon Road, Malibu, California 90265-4799 (US).
- (72) **Inventors: HUANG, Biqin;** 4509 Newton Street, Torrance, California 90505 (US). **ROPER, Christopher S.;** 824 15th Street Apt. 4, Santa Monica, California 90403 (US). **HUSSAIN, Tahir;** 5751 Parkmor Road, Calabasas, California 91302 (US).
- (74) **Agents: GALLENSON, Mavis S. et al.;** 5670 Wilshire Boulevard, Suite 2100, Los Angeles, California 90036 (US).
- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH,

[Continued on next page]

(54) **Title:** NANO VACUUM GAP DEVICE WITH A GATE-ALL-AROUND CATHODE



**Figure-3**

(57) **Abstract:** A semiconductor power handling device, includes a cathode pillar, a gate surrounding the cathode pillar, and an anode spaced from the cathode by a nano-vacuum gap. An array of semiconductor power handling devices, each comprises a cathode pillar, a gate surrounding the cathode pillar, and an anode spaced from the cathode pillar by a nano-vacuum gap. The semiconductor power handling devices can be arranged as rows and columns and can be interconnected to meet the requirements of various applications. The array of power handling devices can be fabricated on a single substrate.





GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ,  
TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU,  
TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE,  
DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT,  
LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE,

SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA,  
GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

**Published:**

— *with international search report (Art. 21(3))*

## **Nano Vacuum Gap Device with a Gate-All-Around Cathode**

This Application is related to and claims priority and benefit of U.S. Provisional Patent Application Serial No. 62/147,284, filed on April 14, 2015, which is hereby incorporated by reference in its entirety.

### **Background**

#### **Field**

[0001] The present technology relates to a nano vacuum gap power switching semiconductor device, and in particular to a device which has improved frequency range, reduced noise and increased power handling capability facilitated by the gate all-around cathode design and a nano scale vacuum gap design.

#### **Discussion of the Prior Art**

[0002] Vacuum gap power handling devices are known. Such devices consist of a cathode, an anode spaced apart from the cathode, and a control electrode (often called Gate) adjacent the cathode and the anode. In general, the cathode is a pointed structure from which electrons are emitted when subjected to an electric field of sufficient strength. The anode provides the necessary electric field, and the control electrode controls the flow of electrons from the cathode to the anode.

[0003] One skilled in the art understands that some vacuum gap devices may operate at room temperature, and that cathodes in such devices are termed 'cold-cathodes'. The operating temperature of vacuum gap devices in the present invention is not germane to the present invention. In the present application, the term 'cathode' is intended to include devices operating at both room temperature and other operating temperatures. The terms 'cold-cathode' and 'cathode' are used interchangeably in the present application.

[0004] One example is a vacuum power switch using carbon nanotubes as the electron cathode. Such a vacuum power switch comprises a cathode, an anode and

a current switching grid between the cathode and the anode, in which the cathode comprises an array of aligned carbon nanotubes extending toward the anode. The anode is a plate fabricated opposed to the carbon nanotube cold-cathode. The control electrode is fabricated as a grid located between the cold-cathode and the anode. In this example, the grid or gate to cathode separation is relatively large requiring a large gate bias to effectuate the necessary electric fields.

[0005] Another example of a power switching device of field-emission type is one using a tip array. Such a device comprises an emitter electrode, an anode electrode, a cone-shaped emitter, and a gate [control] electrode. When a high voltage is applied between the emitter electrode and the anode electrode, the emitter emits electrons, whereby main current flows. The main current is controlled by supplying a control signal to the gate. This example requires a large bias due to relatively large grid and cathode separation.

[0006] A third example is a micro power switch that uses a cathode with a tip structure, and a driving method to control the flow of electrons. A micro power switch according to this third example comprises: a cold cathode for emitting electrons; an anode for capturing the electrons emitted from the cold cathode; and a control electrode for controlling an amount of the electrons emitted from the cold cathode. The cold cathode is made of material having a smaller electron emission barrier as that of the control electrode. The anode is applied with a positive potential in relation to the cold cathode, and the control electrode is applied with a potential equal to or lower than a potential of the cold cathode. In this condition, the electron emission from the cold cathode is stopped. This example also requires relatively large bias voltage due to the relatively large cold-cathode to control electrode distance.

[0007] There is a compelling need in this industry for a semiconductor based vacuum gap power switch that provides for a highly efficient electron emission without a need for a large gate bias that allows for high frequency, high power and low noise operation. This invention fills this critical need.

## Brief Summary

[0008] In contrast with the prior art, a vacuum gap device according to principles of the present technology utilizes a gate-all-around cathode enabling relatively low voltage operation and utilizes a nano-scale vacuum gap channel enabling low noise, and high frequency operation. If the gap is less than the electron mean free path in the surrounded environment, the device doesn't require low pressure or vacuum conditions for successful device operation.

[0009] In accordance with principles herein taught, a power handling device includes a cathode pillar, a gate surrounding the cathode pillar, and an anode spaced from the cathode by a nano-vacuum gap. The cathode is a gate-all-around structure with a metal/dielectric/semiconductor, a metal/dielectric/metal, or similar nano-pillar feature.

[0010] Putting the gate closer to the cathode using this gate-all-around structure provides a large local electric field without requiring a relatively large gate bias voltage. The use of a nano vacuum gap structure inside of silicon increases the local electric field, leading to high efficiency electron emission.

[0011] A nano scale vacuum gap device design according to principles of the present invention enables high speed operation, due to a shorter vacuum channel, and wafer level processing instead of traditional vacuum electronic device fabrication techniques relying on individual device processing and packaging. Such a vacuum power switch also has the higher frequency range and larger power handling capabilities associated with vacuum power handling devices, as opposed to conventional semiconductor devices. The use of a gated two-dimensional-electron-gas (2DEG) field emission structure further enables highly efficient electron emission at low bias. The nano-scale vacuum gap channel allows low noise operation due to the ballistic electron transport mechanism in a vacuum which does not exhibit the scattering which occurs in traditional semiconductor power handling devices. The potential applications for such power handling devices include RF switches and high power RF and microwave applications.

## Brief Description of the Drawings

[0012] Figure-1A is an oblique view illustration of a vacuum gap power handling device, and Figure-1B is a cross-sectional illustration of the vacuum gap power handling device of Fig. 1A, in accordance with principles of the present invention;

[0013] Figure-2A is a cut view illustration of an embodiment of a device in accordance with principles of the present invention, illustrating the arrangements of the inner layers.

[0014] Figure-2B is a more detailed cross-sectional illustration of the cathode fabrication in the device along cross-section B-B of Fig. 2A, in accordance with principles of the present invention;

[0015] Fig. 3 is a schematic diagram of a nano-vacuum gap power handling device in operation according to principles of the present invention.

[0016] Figure-4 is a graph illustrating the probability of tunneling for electrons in the cathode for various electric fields and work function values within the cathode of a vacuum gap device according to principles of the present invention;

[0017] Figure-5 is an energy diagram illustrating the work function variable  $\Phi$  used in the equation describing the graph in Fig. 4;

[0018] Figure-6A to Figure-6I illustrate steps in the fabrication of a nano-gate vacuum power device according to principles of the present invention; and

[0019] Figure-7 is an isometric diagram illustrating an array of vacuum gap power handling devices according to principles of the present invention.

## Detailed Description

[0020] It should be understood at the outset that, although example embodiments are illustrated below, the present technology may be implemented using any number of techniques, whether currently known or not. The present technology should in no way be limited to the example implementations, drawings, and techniques illustrated below. Additionally, the drawings are not necessarily drawn to scale.

[0021] Figure-1A is an oblique view illustration of a vacuum gap power handling device 100 in accordance with principles of the present invention, and Fig. 1B is a cross-sectional view of the vacuum gap power handling device 100 of Fig. 1A along section A-A. In Figure-1A, a cathode pillar 140 is fabricated from a substrate 130 which may be Si, GaN, diamond, SiC or other similar materials. Other examples include taking a silicon substrate and depositing other suitable materials such as nano-crystalline diamond to form a cathode out of diamond layer. In Figure-1A, the cathode pillar 140 is cylindrical with a circular cross-section. One skilled in the art understands that the pillar 140 is not necessarily a round cross-section cylinder and may have any cross-sectional shape and that shape may vary from the top of the pillar to the bottom. For example, the cathode pillar 140 can be any prism or a pyramid with any cross section. Another example is a pointed cone. Typically, the cross-sectional size of the pillar is less than one micron. However, the cross-sectional size may be between 100nm and 1 $\mu$ m. A gate-all-around cathode structure 102 comprises a cathode 140, a gate 110 and a dielectric 104 between the gate and the cathode. The gate-all-around structure 102 is first formed by having a dielectric layer 104 formed on the side of the cathode cylindrical pillar 140, and then forming a metal gate layer 110 on the side of the dielectric layer 104 (see Figure-1B). A cathode contact 114 is formed at the top of the substrate 130, adjacent to the cathode pillar 140. The dielectric layer 104 insulates the gate 110 from the cathode contact 114. The dielectric layer 104 also forms a spacer above the top of the cathode pillar 140. An anode 112 is formed above the top of the cathode pillar 140 and spaced from it by the dielectric layer 104 to form a nano-vacuum gap 160 (Figure-1B). Typically, the cathode 140 and the anode 112 are the same material, e.g. Si, GaN, diamond, SiC or other similar material. However, one skilled in the art understands that the anode may be other materials. The dielectric layer 104 such as high k dielectric Al<sub>2</sub>O<sub>3</sub>, the metal gate layer 110 such as Aluminum, the cathode contact 114 such as Titanium and the anode contact 116 such as Titanium can be of any suitable material As used in this application, the term "nano-vacuum gap" means a gap having a width which is typically less than 100 nm and within which the vacuum pressure is typically less than 1 Torr. However, one skilled in the art understands that the gap may have a width between 1nm and 1 $\mu$ m, although a gap of from 10nm to 1 $\mu$ m is preferred. One skilled in the art further understands that the

vacuum pressure in the gap may have a pressure between 1 microtorr and atmosphere pressure, although a pressure from 1 millitorr to 10 Torr is preferred. The dielectric layer 104 also insulates the cathode pillar 140 and the gate layer 110 from the anode 112. An anode contact 116 is formed atop the anode 112. One skilled in the art recognizes that Figures 1A and 1B illustrate one arrangement of a power handling device 100, and that other arrangements of layers and different embodiments may be formed which remain in accordance with principles of the present invention.

[0022] In operation, the cathode contact 114 is maintained at a first potential, and the anode contact 116 is maintained at a second potential higher than the first potential. An electric field is formed between the surface of the cathode pillar 140 and the anode 112. If the electric field is large enough, electrons are emitted from the top of the cathode 140 into the nano-vacuum gap 160 and to the anode 112, and current flows from the cathode 140 to the anode 112. (The dielectric 104, having no free electrons, does not emit electrons.) A third, control potential is maintained at the gate 110. The potential at the gate 110 controls the number of electrons emitted from the top of the cathode 140, and, thus, controls the current flowing from the cathode 140 to the anode 112. The potential at the control gate 110 is varied to produce a desired current flow from cathode 140 to the anode 112.

[0023] Figure- 2A is a cut view of an embodiment illustrating a detailed structural view of a vacuum gap power handling device 200 in accordance with principles of the present invention. The device 200 consists of a gate-all-around cathode structure 202, a nano-scale vacuum gap 260 and a top anode 212. The device 200 is fabricated on a substrate 230. The cathode 240 is formed on the substrate 230 as a pillar of a desired cross-section surrounded by a control electrode or gate 210. The control electrode or gate 210 conforms to the shape of the cathode, which may be cylindrical, elliptical, oval or rectangular or any polygonal shape. The top anode 212 is fabricated over the cathode 240, and separated from the cathode 240 by the nano-scale vacuum gap 260. An aperture 203 allows gas in the nano-scale vacuum gap 260 to be evacuated to achieve a vacuum. 216 is Anode Contact, 207 is an insulator that isolates the anode from the filler material 206, 208 is a filler material



that is capable of passivating the device and 214 is a cathode contact made of a suitable material.

[0024] In operation, a vacuum is formed in the vacuum gap 260 as described in the fabrication of the device above, and electric potentials are applied to the cathode 240 and top anode 212 to form an electric field in the vacuum gap 260 sufficient to induce electrons to leave the surface of the cathode 240 and move to the top anode 212. These electrons form a current flow between the cathode 240 and the top anode 212. Because the vacuum gap between the cathode 240 and the top anode 212 is of nano-scale, the required electric field may be provided using relatively low potential difference between cathode 240 and top anode 212 and a low bias at the gate 210.

[0025] A potential applied to the control electrode, i.e. all-around-gate 210, forms an electric field within the cathode 240 pillar and at the cathode/vacuum boundary. This electric field controls a conduction path within the cathode pillar 240. The electron density within this conduction path and the electric field across cathode/vacuum boundary will control the current which flows between the cathode 240 and the top anode 212.

[0026] Figure-2B is a more detailed cross-sectional view of the cathode all-around-gate structure 202 along section B-B of the device 200 of Figure-2A, in accordance with principles of the present invention. In Fig. 2B, the cathode pillar 240 is formed on the substrate 230. It is surrounded by a dielectric layer 204, and a metal gate layer 210. A filler layer 208, which may be any dielectric capable of passivating the device, surrounds the metal layer, and the top surface 209 is planarized.

[0027] Figure-3 is a schematic diagram of a nano-vacuum gap power handling device 300. The power handling device 300 represents either a single power handling device 100 as illustrated in Figure-1, or a combination of a plurality of interconnected power handling devices 700 as illustrated in Fig. 7. In Figure-3, the cathode 340 of the device 300 is coupled to a negative terminal of a power voltage supply 302. The positive terminal of the power voltage supply 302 is coupled to the anode 312 of the power handling device 300 through a load 308. Typically, the

power voltage supply is a constant (DC) voltage supply. The cathode 340 of the device 300 is also coupled to the negative terminal of a control voltage supply 304. The positive terminal of the control voltage supply is coupled to the control gate 310 of the power handling device 300. Typically, the control voltage supply will supply a variable voltage representing a desired current through the power handling device 300 and load 308.

[0028] In operation, the current produced by the power handling device 300 varies with the control voltage from the control voltage supply. In general, the operational characteristics of the power handling device 300 are dependent on fabrication details, such as materials used, the width of the cold cathode-anode nano-vacuum gap, the cross-section area of the cold cathode, and so forth. A cathode-gate voltage of around 10 volts, and typically less than 10 volts, is expected to enable electron emission from the cold cathode 340 to the anode 312. The anode current is exponentially dependent on the cathode-gate voltage. The breakdown field of the device is expected to be around 1kV/ $\mu\text{m}$ .

[0029] Figure-4 is a graph showing the probability of electrons tunneling through the two-dimensional electron gas (2DEG)/vacuum barrier, i.e. from the surface of the cathode 240 into the surrounding vacuum, for various electric fields and work functions  $\Phi$  within the cathode of a vacuum gap vacuum device according to principles of the present invention. The graphs shown are results of simulations and represent approximate device behavior for various work functions

[0030] In Figure-4, the tunneling probability  $T$  is calculated from the equation:

$$T = \exp\left(-\frac{4}{3} \frac{(2m_{ox})^{1/2} \Phi^{3/2}}{q\hbar} \frac{1}{E}\right) \quad (1)$$

where  $m_{ox}$  is the effective electron mass,  $q$  is an electron charge,  $\hbar$  is Planck's constant divided by  $2\pi$ ,  $\Phi$  is the work function (described below), and  $E$  is the electric field. As illustrated in Fig. 4, the tunneling probability  $T$  is very low at electric fields  $E$  below  $10^7$  V/cm. Just above an electric field  $E$  of  $10^7$  V/cm, the tunneling probability  $T$  rises above  $10^{-10}$ . As the electric field  $E$  approaches  $10^9$  V/cm, the tunneling probability  $T$  approaches 1 (i.e.  $10^0$ ), meaning that nearly all electrons tunnel through into the vacuum. In addition, a smaller work function  $\Phi$ , raises the

tunneling probability  $T$  for the same electric field  $E$ . That is, barrier reduction leads to high electron tunneling probability  $T$ .

[0031] Figure-5 is an energy diagram illustrating the work function variable  $\Phi$  used in the equation (1), above, describing the graphs in Figure-4. The energy difference between the Fermi level and the emission level into a vacuum is termed the work function and is designated by the symbol  $\Phi$ .

[0032] Figure-6A to Figure-6I are fabrication diagrams illustrating the steps in wafer level fabrication of a gate-all-around nano-vacuum gap power handling device according to principles of the present invention. To increase the local electric field at the 2DEG/vacuum interface, a pillar structure is fabricated using a self-limited oxidation technique as shown in Figures 6A-6I.

[0033] In Figure 6A, rough silicon pillar shapes are fabricated on a substrate 630 using a lithography/etch process. The height of the pillars may vary depending on the particular design, however they will typically be around the  $\mu\text{m}$  range. A silicon oxidation layer is formed on the surface of the rough pillar shapes as illustrated in Figure-6B. The pillar size is refined using a silicon oxidation and etch process, as illustrated in Figure-6C. This self-limiting process shapes the lithographically defined silicon pillar (Figure 6A) into a nano-pillar cylinder 640. The nano-pillar cylinder 640 is fabricated to have a cross-sectional size less than 1 micron. In the present application, the cylinder 640 is illustrated (Figure-2A) as having a circular cross-section (See Figure-1A) with a diameter of less than 1 micron. However, the nano-pillar 640 may be fabricated to have any cross-sectional shape. For example, the nano-pillar 640 may be fabricated to have a polygonal cross-section, and more specifically a square cross-section, (not shown) having a width of less than 1 micron. Further, the nano-pillar 640 may not be a cylinder at all, with a varying cross-section along its length.

[0034] Once the silicon nano-pillar cylinder 640 is formed, a gate-all-around structure is formed by atomic layer deposition (ALD), as illustrated in Figure-6D. A dielectric layer 604 is fabricated by ALD deposition or oxidation of the surface of the silicon substrate 630. The dielectric layer 604 is fabricated around the side of the nano-pillar cylinder 640 with a thickness of less than 100 nm. A metal layer 610 is

fabricated atop the dielectric layer 604 and surrounding the nano-pillar 640 using an ALD process or oblique angle evaporation process. The thickness of the gate metal layer 610 is between 1nm and 5 microns. A cathode contact 614 is formed by ion implantation, or other technique depending upon the semiconductor used for the fabrication. The cathode contact may be fabricated from any appropriate material and be fabricated of any desired thickness, provided that the cathode contact provides enough current.

[0035] In Figure-6E, a filler material 668 is deposited by, for example, spin coating or deposition, in the depression formed by the dielectric layer 604 and metal layer 610. The filler is preferably a dielectric which is capable of passivating the surface. A chemical-mechanical planarization (CMP) process is used to planarize the top surface 669 to complete the fabrication of the gate-all-around cathode 640 process.

[0036] In Figure-6F, a sacrificial layer 672, which may be a thin dielectric layer, is deposited atop the planarized substrate to subsequently form the nano vacuum gap. The thickness of the sacrificial layer 672 determines the width of the nano-vacuum gap, which is different for different device designs. However, as described above, the nano-vacuum gap is typically less than 100nm. The material used for the sacrificial layer 672 must have a different etch characteristic when compared to that of the dielectric layer 604 so that when the sacrificial layer 672 is etched later, the etchant will not etch the dielectric layer 604, A covering layer 674, which may be polysilicon, is deposited on the top of the sacrificial dielectric layer 672 in which the anode is formed.

[0037] A gate-all-around structure similar to that of the cathode 640 is then fabricated. In Figure-6G, a silicon oxide, or other dielectric material, dielectric layer 682 is formed by oxidation or ALD deposition around what will be the anode for the gate control anode. A metal anode gate 684 is fabricated around the dielectric layer 682 by ALD or other deposition techniques. This metal anode gate 684 and the gated polysilicon 674 through the dielectric layer 682 provides a gated anode structure. This structure generates a conductive path within the polysilicon layer 674, and allows the control of electron flow through the anode. However, if the polysilicon layer 674 is doped heavily enough, i.e.  $> 1 \times 10^{19} / \text{cm}^3$ , the gate structure

is not necessary. In a preferred embodiment, the polysilicon layer 674 is n-doped with phosphorus. After gate formation, a filling layer 686 is fabricated by ALD or other deposition techniques to planarize the device. It will also form an isolation layer where a metal contact to the anode, or the anode gate, will be formed by evaporation.

[0038] In Figure-6H, to remove the sacrificial dielectric layer 672, a hole 616 is etched by dry etch such as inductively coupled plasma reactive ion etching through the isolation layer 686 and the covering layer 674 to the sacrificial layer 672. An etch process, which may be a wet etch process, is used to selectively etch the sacrificial dielectric layer 672. To ensure that the sacrificial dielectric layer 672 is not removed completely, a slow etch process is preferred. In addition, or instead, an etch stop layer may be inserted into the dielectric sacrificial layer 672 laterally to enable better control of the channel etch process. For example, a  $\text{NH}_4\text{OH}$  etchant may be used to selectively remove  $\text{Al}_2\text{O}_3$  over  $\text{SiO}_2$ .

[0039] In Figure-6I, removing a portion of the sacrificial dielectric layer 672 forms the anode 612, and the nano-vacuum-gap 660 between the cathode 640 and the anode 612. In operation, the hole 616 is used to evacuate gas from the nano-gap 660 to form the vacuum condition for the device. One skilled in the art understands that other arrangements of a power handling device are within principles of the present invention, and that other fabrication steps and processes may be used to produce such a power handling device.

[0040] One skilled in the art recognizes that the fabrication process illustrated in Figure-6A to 6I is directed to producing a two dimensional array of nano-vacuum gap power handling devices in accordance with principles of the present invention. Figure-7 is an isometric view illustrating an array 700 of nano-vacuum gap power handling devices. In array 700, rows ROW 1 to ROW N (not shown) and columns COL 1 to COL M (not shown) of adjacent power handling devices, are illustrated by dashed lines in Figure-7. The areal density of power handling devices in the array (i.e. the number of power handling devices within a unit area) is greater than  $10^5/\text{mm}^2$ . The linear density of power handling devices in the array (i.e. the number of power handling devices within a unit length) is greater than 100/mm. The anodes 712 of each device in a row are interconnected, and the gates 710 of each device in

a column are interconnected. Using the array 700 of interconnected individual nano-vacuum gap power handling devices essentially allows higher power output by combining the respective power outputs from the individual power handling devices in the array 700.

[0041] Referring again to Figure-1, the gate-all-around structure 102 induces a large electric field to form an electron channel inside of the cathode nano-pillar 140. More importantly, it generates a strong field at the end of this electron channel, greatly reducing 2DEG/vacuum barrier as shown in Figure-4 and Figure-5. The barrier thickness reduction leads to high electron emission efficiency.

[0042] The use of a nano-scale vacuum gap reduces the bias voltage needed to induce current flow between the cathode and the anode. The nano-scale vacuum gap, in combination with ballistic transport of electrons in a vacuum, enables high frequency and low noise operation. The low voltage, high emission efficiency cathode provides high current density. Together with the higher breakdown voltage of a vacuum device, a power handling device according to principles of the present invention provides high power handling capability for a nano-scale vacuum gap device array.

[0043] Modifications, additions, or omissions may be made to the systems, apparatuses, and methods described herein without departing from the scope of the invention. The components of the systems and apparatuses may be integrated or separated. Moreover, the operations of the systems and apparatuses may be performed by more, fewer, or other components. The methods may include more, fewer, or other steps. Additionally, steps may be performed in any suitable order. As used in this document, "each" refers to each member of a set or each member of a subset of a set.

[0044] To aid the Patent Office, and any readers of any patent issued on this application in interpreting the claims appended hereto, applicants wish to note that they do not intend any of the appended claims or claim elements to invoke paragraph 6 of 35 U.S.C. Section 112 as it exists on the date of filing hereof unless the words "means for" or "step for" are explicitly used in the particular claim.

[0045] This writing discloses at least the following. A semiconductor power handling device, includes a cathode pillar, a gate surrounding the cathode pillar, and an anode spaced from the cathode by a nano-vacuum gap. An array of semiconductor power handling devices, each comprises a cathode pillar, a gate surrounding the cathode pillar, and an anode spaced from the cathode pillar by a nano-vacuum gap. The semiconductor power handling devices can be arranged as rows and columns and can be interconnected to meet the requirements of various applications. The array of power handling devices can be fabricated on a single substrate.

[0046] All elements, parts and steps described herein are preferably included. It is to be understood that any of these elements, parts and steps may be replaced by other elements, parts and steps or deleted altogether as will be obvious to those skilled in the art.

CONCEPTS

This writing discloses at least the following concepts.

Concept 1. A semiconductor power handling device, comprising:

- a cathode pillar;
- a gate surrounding the cathode pillar; and
- an anode spaced from the cathode pillar by a nano-vacuum gap.

Concept 2. The device of Concept 1 wherein the cathode pillar is a prism of any cross section.

Concept 3. The device of Concept 1 or 2 wherein the cathode pillar has a width of between 100nm to 1 $\mu$ m.

Concept 4. The device of Concept 1, 2 or 3 wherein the cathode pillar has a height of between 10nm and 10 $\mu$ m.

Concept 5. The device of any one of the preceding claims wherein the cathode pillar is a pyramid.

Concept 6. The device of Concept 5 wherein the cross-section of the pyramid is a circle.

Concept 7. The device of Concept 5 wherein the cross-section of the pyramid is any polygon.

Concept 8. The device of any one of the preceding claims wherein the cathode pillar has a varying cross-section from pillar bottom to pillar top.

Concept 9. The device of any one of the preceding claims wherein the cathode pillar is separated from the anode by a vacuum gap having a width of between 1nm and 1 $\mu$ m.



Concept 10. The device of any one of the preceding claims wherein the gate comprises:

- a dielectric layer on the side of and surrounding the cathode pillar; and
- a gate layer on the side of and surrounding the dielectric layer.

Concept 11. The device of any one of the preceding claims wherein the vacuum level within the nano-vacuum gap is between 1 microtorr and 10 Torr.

Concept 12. The device of any one of the preceding claims wherein the device is fabricated monolithically on a semiconductor substrate.

Concept 13. The device of Concept 12 wherein the semiconductor substrate is selected from a group consisting of Si, GaN, diamond, and SiC.

Concept 14. The device of Concept 1 wherein the anode material is selected from a group consisting of Si, GaN, diamond, and SiC.

Concept 15. The device of Concept 1 replicated in an array on a substrate with each device comprising a cathode pillar, a gate surrounding the cathode pillar, and an anode spaced from the cathode by a nano-vacuum gap wherein the devices are interconnected.

Concept 16. An array of semiconductor power handling devices, each comprising a cathode pillar, a gate surrounding the cathode pillar, and an anode spaced from the cathode pillar by a nano-vacuum gap.

Concept 17. The array of devices of Concept 16, wherein the array comprises the power handling devices arranged in an array of adjacent rows and columns.

Concept 18. The array of Concept 17 wherein anodes of adjacent power handling devices in a row are interconnected.

Concept 19. The array of Concept 17 or 18 wherein gates of adjacent power handling devices in a column are interconnected.

Concept 20. The array of Concept 17, 18, or 19 wherein the areal density of power handling devices in the array is greater than  $10^5$  device/mm<sup>2</sup>.

Concept 21. The array of Concept 17, 18, 19, or 20 wherein the linear density of power handling devices in the array is greater than 100 device/mm.

Concept 22. A method for fabricating a power handling device on a semiconductor substrate, comprising:

- fabricating a cathode pillar;
- fabricating a gate surrounding the cathode pillar; and
- fabricating an anode spaced from the cathode pillar by a nano-vacuum gap.

Concept 23. The method of Concept 22 wherein fabricating the cathode pillar comprises:

- fabricating a pillar on the semiconductor substrate using a lithography/etch process;
- forming a substrate oxidation layer atop the substrate and pillar; and
- refining the pillar using a substrate oxidation/etch process to form the pillar having a size less than one micron.

Concept 24. The method of Concept 22 or 23 comprising refining the cathode pillar to have a circular cross-section.

Concept 25. The method of Concept 22 or 23 comprising refining the cathode pillar to have a polygon cross-section.

Concept 26. The method of Concept 22, 23, 24 or 25 wherein fabricating a gate surrounding the cathode pillar comprises:

forming a dielectric layer surrounding the cathode pillar having a thickness of less than 100nm; and

depositing a metal gate layer over the dielectric layer and surrounding the cathode pillar using atomic layer deposition, and having a thickness between 1nm to 5 microns.

Concept 27. The method of Concept 26 further comprising after fabricating the gate surrounding the cathode pillar, implanting a cathode contact beneath the dielectric layer in the substrate using an ion implantation process.

Concept 28. The method of Concept 26 or 27 further comprising after fabricating the gate surrounding the cathode pillar:

filling depressions in the substrate with a filler material; and  
planarizing the substrate using a chemical-mechanical planarization process.

Concept 29. The method of Concept 26, 27, or 28 wherein fabricating an anode separated from the pillar by a nano-vacuum gap comprises:

depositing a sacrificial layer on the surface of the substrate;  
depositing a covering layer on the surface of the sacrificial layer;  
drilling a hole through the covering layer to the sacrificial layer;  
removing a portion of the sacrificial layer using an etch process to form a nano-vacuum gap between the cathode and anode.

Concept 30. A method for using a semiconductor power handing device having a cathode comprising a cathode pillar and a cathode contact, a gate surrounding the cathode pillar and an anode spaced from the cathode pillar by a nano-vacuum gap and connected to an anode contact, comprising:

coupling a power voltage supply and a load between the cathode contact and the anode contact;  
coupling a control voltage supply between the cathode contact and the gate;  
and  
varying the voltage of the control voltage supply to vary the current through the load.

## Claims

1. A semiconductor power handling device, comprising:  
a cathode pillar;  
a gate surrounding the cathode pillar; and  
an anode spaced from the cathode pillar by a nano-vacuum gap.
2. The device of claim 1 wherein the cathode pillar is a prism of any cross section.
3. The device of claim 1 wherein the cathode pillar has a width of between 100nm to 1 $\mu$ m.
4. The device of claim 1 wherein the cathode pillar has a height of between 10nm and 10 $\mu$ m.
5. The device of claim 1 wherein the cathode pillar is a pyramid.
6. The device of claim 5 wherein the cross-section of the pyramid is a circle.
7. The device of claim 5 wherein the cross-section of the pyramid is any polygon.
8. The device of claim 1 wherein the cathode pillar has a varying cross-section from pillar bottom to pillar top.
9. The device of claim 1 wherein the cathode pillar is separated from the anode by a vacuum gap having a width of between 1nm and 1 $\mu$ m.

10. The device of claim 1 wherein the gate comprises:  
a dielectric layer on the side of and surrounding the cathode pillar; and  
a gate layer on the side of and surrounding the dielectric layer.
11. The device of claim 1 wherein the vacuum level within the nano-vacuum gap is between 1 microtorr and 10 Torr.
12. The device of claim 1 wherein the device is fabricated monolithically on a semiconductor substrate.
13. The device of claim 12 wherein the semiconductor substrate is selected from a group consisting of Si, GaN, diamond, and SiC.
14. The device of claim 1 wherein the anode material is selected from a group consisting of Si, GaN, diamond, and SiC.
15. The device of claim 1 replicated in an array on a substrate with each device comprising a cathode pillar, a gate surrounding the cathode pillar, and an anode spaced from the cathode by a nano-vacuum gap wherein the devices are interconnected.
16. An array of semiconductor power handling devices, each comprising a cathode pillar, a gate surrounding the cathode pillar, and an anode spaced from the cathode pillar by a nano-vacuum gap.
17. The array of devices of claim 16, wherein the array comprises the power handling devices arranged in an array of adjacent rows and columns.
18. The array of claim 17 wherein anodes of adjacent power handling devices in a row are interconnected.

19. The array of claim 17 wherein gates of adjacent power handling devices in a column are interconnected.
20. The array of claim 17 wherein the areal density of power handling devices in the array is greater than  $10^5$  device/mm<sup>2</sup>.
21. The array of claim 17 wherein the linear density of power handling devices in the array is greater than 100 device/mm.
22. A method for fabricating a power handling device on a semiconductor substrate, comprising:  
fabricating a cathode pillar;  
fabricating a gate surrounding the cathode pillar; and  
fabricating an anode spaced from the cathode pillar by a nano-vacuum gap.
23. The method of claim 22 wherein fabricating the cathode pillar comprises:  
fabricating a pillar on the semiconductor substrate using a lithography/etch process;  
forming a substrate oxidation layer atop the substrate and pillar; and  
refining the pillar using a substrate oxidation/etch process to form the pillar having a size less than one micron.
24. The method of claim 22 comprising refining the cathode pillar to have a circular cross-section.
25. The method of claim 22 comprising refining the cathode pillar to have a polygon cross-section.
26. The method of claim 22 wherein fabricating a gate surrounding the cathode pillar comprises:

forming a dielectric layer surrounding the cathode pillar having a thickness of less than 100nm; and



depositing a metal gate layer over the dielectric layer and surrounding the cathode pillar using atomic layer deposition, and having a thickness between 1nm to 5 microns.

27. The method of claim 26 further comprising after fabricating the gate surrounding the cathode pillar, implanting a cathode contact beneath the dielectric layer in the substrate using an ion implantation process.

28. The method of claim 26 further comprising after fabricating the gate surrounding the cathode pillar:  
filling depressions in the substrate with a filler material; and  
planarizing the substrate using a chemical-mechanical planarization process.

29. The method of claim 26 wherein fabricating an anode separated from the pillar by a nano-vacuum gap comprises:  
depositing a sacrificial layer on the surface of the substrate;  
depositing a covering layer on the surface of the sacrificial layer;  
drilling a hole through the covering layer to the sacrificial layer;  
removing a portion of the sacrificial layer using an etch process to form a nano-vacuum gap between the cathode and anode.

30. A method for using a semiconductor power handing device having a cathode comprising a cathode pillar and a cathode contact, a gate surrounding the cathode pillar and an anode spaced from the cathode pillar by a nano-vacuum gap and connected to an anode contact, comprising:  
coupling a power voltage supply and a load between the cathode contact and the anode contact;  
coupling a control voltage supply between the cathode contact and the gate;  
and  
varying the voltage of the control voltage supply to vary the current through the load.



Figures -1A and 1B






Figure-2A




Figure-2B

Figures -2A and 2B





Figure-3



E – Electric Field [V/cm]

Figure-4





Figure-5



Figures-6A-6I



## INTERNATIONAL SEARCH REPORT

International application No.  
**PCT/US2016/027384****A. CLASSIFICATION OF SUBJECT MATTER****G01N 27/07(2006.01)i, G01N 27/414(2006.01)i, H01L 29/744(2006.01)i**

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)

G01N 27/07; H01G 4/38; H01J 25/50; H01L 23/48; H01L 29/74; H01B 9/02; H01G 4/02; H01L 29/16; H01L 29/744; H01J 1/14; G01N 27/414

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Korean utility models and applications for utility models  
Japanese utility models and applications for utility modelsElectronic data base consulted during the international search (name of data base and, where practicable, search terms used)  
eKOMPASS(KIPO internal) & Keywords: cathode, anode, pillar, cylinder, vacuum gap, all-around, control electron, space, semiconductor, switching device, power handling device, nano, frequency, noise, voltage and dielectric**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	EP 2161746 A1 (CONVERTEAM TECHNOLOGY LTD.) 10 March 2010 See paragraphs [0019]-[0047], [0056]-[0057], [0072] and figures 3-4.	1-30
Y	US 2002-0140356 A1 (SMALL, JAMES G.) 03 October 2002 See paragraphs [0009]-[0014], [0037]-[0047], [0075], [0082] and figures 1-4c.	1-30
A	US 8699206 B1 (HUBLER et al.) 15 April 2014 See claim 1 and figure 2.	1-30
A	US 2010-0270584 A1 (COTTET et al.) 28 October 2010 See paragraphs [0020]-[0036] and figures 3-5.	1-30
A	US 2008-0164802 A1 (NISHIBAYASHI et al.) 10 July 2008 See paragraphs [0009]-[0044].	1-30

 Further documents are listed in the continuation of Box C. See patent family annex.

\* Special categories of cited documents:

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier application or patent but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&amp;" document member of the same patent family

Date of the actual completion of the international search

16 July 2016 (16.07.2016)

Date of mailing of the international search report

**18 July 2016 (18.07.2016)**

Name and mailing address of the ISA/KR

International Application Division  
Korean Intellectual Property Office  
189 Cheongsa-ro, Seo-gu, Daejeon, 35208, Republic of Korea

Facsimile No. +82-42-481-8578

Authorized officer

LEE, Hun Gil

Telephone No. +82-42-481-8525



**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/US2016/027384**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 2161746 A1	10/03/2010	None	
US 2002-0140356 A1	03/10/2002	AU 2001-74900 A1 AU 2001-74900 B2 AU 2003-262961 A1 CA 2381265 A1 CA 2381265 C CN 1249768 C CN 1383572 A EP 1230662 A2 JP 2004-503907 A JP 4970697 B2 US 2002-0070671 A1 US 2003-0016421 A1 US 2007-0253715 A1 US 6373194 B1 US 6504303 B2 US 6538386 B2 US 7257327 B2 US 7801448 B2	24/12/2001 13/11/2003 19/03/2004 20/12/2001 17/10/2006 05/04/2006 04/12/2002 14/08/2002 05/02/2004 11/07/2012 13/06/2002 23/01/2003 01/11/2007 16/04/2002 07/01/2003 25/03/2003 14/08/2007 21/09/2010
US 8699206 B1	15/04/2014	None	
US 2010-0270584 A1	28/10/2010	CN 101897021 A EP 2071621 A1 EP 2232551 A2 JP 2011-507244 A US 8519433 B2 WO 2009-074453 A2 WO 2009-074453 A3	24/11/2010 17/06/2009 29/09/2010 03/03/2011 27/08/2013 18/06/2009 17/09/2009
US 2008-0164802 A1	10/07/2008	CA 2608548 A1 CA 2608851 A1 CA 2608982 A1 EP 1892740 A1 EP 1892740 B1 EP 1892741 A1 EP 1892741 B1 EP 1892741 B1 EP 1892742 A1 EP 1892742 B1 JP 4868293 B2 JP 4868294 B2 JP 4868295 B2 US 2008-0048544 A1 US 2008-0067493 A1 US 7737614 B2 US 7863805 B2 WO 2006-135092 A1 WO 2006-135093 A1	21/12/2006 21/12/2006 21/12/2006 27/02/2008 05/10/2011 27/02/2008 28/09/2011 27/02/2008 05/10/2011 01/02/2012 01/02/2012 01/02/2012 28/02/2008 20/03/2008 15/06/2010 04/01/2011 21/12/2006 21/12/2006



**INTERNATIONAL SEARCH REPORT**

Information on patent family members

International application No.

**PCT/US2016/027384**

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
		WO 2006-135094 A1	21/12/2006